

Essential Course Information	
Course title	LABORATORY OF DIGITAL DEVICES
Degree Course title	PHYSICS
ECTS	6
Compulsory attendance	YES
Course teaching language	ENGLISH

<b>Teacher</b>	Saverio Simone	<a href="mailto:Saverio.Simone@uniba.it">Saverio.Simone@uniba.it</a>
----------------	----------------	--

ECTS Details	Disciplinary area	SSD	ECTS
	Characterizing	FIS/01	6

Time management and teaching activity type	Period	Year	Lesson type
	1st semester	first	Lessons (24h) Laboratory (45h)

Time management	Total hours	In-class/in-lab study hours	Out-of-class study hours
		69	

Course calendar	Starting date	Ending date
	01.10.2020	18.12.2020

Syllabus	
Prerequisites	<b>Basic Analog Electronics , transistor MOS-FET and BJT</b>
Expected learning outcomes (according to Dublin Descriptors)	<ul style="list-style-type: none"> <li>• <i>Knowledge and understanding:</i> knowledge of fundamentals of digital electronics and logic design of combinatorial and sequential circuits</li> <li>• <i>Applying knowledge and understanding:</i> knowledge of professional electronic CAD for logic design and simulation of digital circuits . Design and test of logical circuit to solve real problem in physics , industrial , medical and environmental fields.</li> <li>• <i>Making judgements:</i> Ability to analyze a problem and to propose the most appropriate electronic (circuit and technology) solution.</li> <li>• <i>Transferable communication skills:</i> Ability to work in a group and to develop strategies for problem solving by comparing with colleagues and teachers.</li> <li>• <i>Lifelong learning skills:</i> Ability to consult bibliographic material, databases and material on internet.</li> </ul>

Course contents summary	
<b>Detailed syllabus</b>	<p><b>Number Systems and Conversion.</b>  <b>Boolean Algebra.</b>  <b>Appendix CMOS gates.</b>  Analog and digital signals. Binary numbers. Number systems conversion. Binary variables and true or false logic. Logic functions symbols, truth tables and timing diagrams: gates AND , OR, NOT, XOR, NAND and NOR. Electrical circuits to implement logic functions: MOS and BJT transistor as switches. Totem-pole configuration . CMOS structure for NAND and NOT gates. CMOS and TTL logic families. Definition of logical levels and noise margins. Features of the logic gates: fan-out, propagation time, the rise and fall times. Examples of datasheets for integrated circuits SSI : 74LS00, 74HCT00, 74LS04,74HCT04.</p> <p><b>Boolean algebra and Applications.</b>  <b>Multi-level Gate circuits NAND and NOR .</b>  <b>Application of Boolean Algebra Minterm and Maxterm.</b>  <b>Karnaugh Maps.</b>  Axiomatic definition Boolean algebra. fundamental theorems and proofs. Boolean functions. Analysis of Boolean functions and their representation as logic circuits. Complement of Boolean functions. The logic functions using NAND or NOR gates . Standard forms of Boolean functions. Transformation of a Boolean function in standard form. Examples of realization of Boolean functions by means of logic gates. Process of synthesis of Boolean functions. Minimization of Boolean functions; Method of Karnaugh maps; Maps with 3 and 4 variables. Minimum form of a Boolean function, as sum of products or product of sums expressions. Condition "don't care". Arithmetic functions: binary numbers addition and subtraction. Circuits half adder and full adder, carry-look-ahead.</p> <p><b>Combinatorial Circuit design using gates;</b>  <b>Multiplexers, Decoders, and Programmable Logic devices</b></p> <p>Introduction to combinational logic circuits. External control of logic function using gates . Open Collector gates and wired logic. Tri-state gates and bus transmission of data, examples of datasheets for integrated 74LS125 and 74LS240. Multi-levels logical circuits and propagation delay: static and dynamic hazard.</p> <p>Procedures for the design of logic circuits: multiplexer, demultiplexer / Data Selector, Decoder and programmable circuits, Decoder BCD to seven segments, Encoder with priority. Codes: BCD, Gray, Excess3. Programmable devices: ROM, PLD, PROM, PAL .</p>

	<p>Field Programmable Gate Array (FPGA) : Structure and Hardware description logic language (Verilog ).</p> <p><b>Sequential circuits : Latches and Flip-Flops ; Register and counters .</b>  Sequential circuits definition. Analysis of asynchronous sequential circuits . Latch Set /Reset . Synchronous sequential circuits. S-R Flip Flop . JK Flip-Flop and JK Master-Slave. D type Flip-flop and T type. Edge-triggered flip-flop. Registers (examples: datasheet for 74LS373 and 74LS374). Shift-register. FIFO and RAM memories. Asynchronous Counters.</p> <p><b>Analysis of Clocked Sequential circuits</b>  Characteristics equations of flip-flops. Analysis of synchronous sequential circuits . Table of States and States Graph . Design of Binary Counter circuits with T and D Flip Flop.</p> <p><b>Laboratory experiments</b>  Synthesis, simulation and implementation of combinational and sequential circuits :  - Propagation delay measurement for NAND gates;  - Design and simulation of digital circuits using PSPICE CAD;  Design and Simulation of :  -A 2 Bit Comparator;  -A Circuit for the data transmission on a 3-State bus;  -A Display using a Decoder BCD-seven segments;  -A Decoder project by programming a PLD GAL16V8 ,with the OrCAD PLD program including simulation in /out;  -A Decimal 2 digit Asynchronous Counter;  -A 4 bit synchronous counter using D and T Flip Flop ;  -FPGA Circuits Design and Simulation with VERILOG and ISE; Exercises : decoder BCD to 7 segments and TIMER.</p>
Books	<p>C. H. Roth , L. Kinney; Cengage Learning “ Fundamentals of logic designs “ ;  Millman-Grabel; Ed. Mc Graw Hill “ Microelettronics ”;  OrCAD Pspice , ORCADPLD tutorial , datasheet of electronic components (ex. <a href="http://www.alldatasheet.com/">http://www.alldatasheet.com/</a> ) .</p>
Notes	Selected chapters
Teaching methods	Classroom lessons / tutorials, supported by video projector and with the help of networked PCs. CAD design in laboratories in groups of max. 2 students with the realization and testing of digital circuits
Assessment of final mark	Laboratory test of circuit, design and simulation. Oral examination
Evaluation criteria	<p>The student</p> <p><b>knows</b> basic logical circuits and methodologies for the analysis and synthesis of combinatorial and sequential logic circuits;  <b>knows how</b> to design and simulate combinatorial and sequential circuits using electronic CAD;</p>

	<p><b>knows how</b> to identify and implement the logical circuit that solves problems of applicative nature, also through group discussions or discussions with the teacher ;</p> <p><b>know how</b> to write a laboratory report;</p> <p><b>know how</b> to present the results of an experiment effectively in written and oral form;.</p>
Other	